

LCFC Confidential

FS441/FS540(NMC121) MB Schematics Document


WHL U42 with DDR4 + Nvidia N16V-GM

2018-01

REV:0.1

Vinafix.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date		2015/08/20		Deciphered Date	
		2016/08/20		Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	
				Document Number FS441/FS540	
				Rev 0.1	
Date: Friday, October 26, 2018				Sheet 1 of 61	



Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	V20B+	+3VALW +5VALW +3VALW_PCH +1.8VALW +1.05VALW	+1.2V +2.5V_DDR +VCCST	+5VS +3VS +VCCIO +VCCSTG +VCCSA +VCC_GT +CPU_CORE +0.6VS
S0	O	O	O	O
S3	O	O	O	X
S3 Battery only	O	O	O	X
S5 S4 AC Only	O	O	X	X
S5 S4 Battery only	O	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

SMBUS Control Table

	SOURCE	BATT	Charger	DGPU	IT8586E	Memory Down	PCH	PMIC	SODIMM	Thermal Sensor	WLAN WinAX
EC_SMB_CK1	IT8586E	V	V	X	V	X	X	X	X	X	X
EC_SMB_DA1	+3VL_EC				+3VL_EC						
EC_SMB_CK2	IT8586E	X	X	V	V	X	V	X	X	V	X
EC_SMB_DA2	+3VS			+3VG_AON	+3VS		+3VALW_PCH				
EC_SMB_CK3	IT8586E	X	X	X	V	X	X	V	X	X	X
EC_SMB_DA3	+3VL_EC				+3VL_EC						
PCH_SMB_CLK	PCH	X	X	X	X	X	V	X	V	X	V
PCH_SMB_DATA	+3VALW_PCH						+3VALW_PCH		+3VS		+3VS

EC SMBus1 address

EC SMBus2 address

EC SMBus3 address


PCH SM Bus address



Device	Address	Device	Address	Device	Address	Device	Address
Smart Battery	need to update	Thermal Sensor(NCT7718W)	1001_100xb	PMIC	need to update	DDR4 SODIMM	need to update
Charger	0001 0010 b	PCH	need to update			Wlan	Reserved
		DGPU	need to update				




STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

HSIO PORT	Function
USB3.0	1 USB3.0 Conn
	2 USB3.0 Conn
	3 NC
	4 NC
	5 NC
	6 NC
USB2.0	1 USB3.0 Conn
	2 NC
	3 USB3.0 Conn
	4 USB2.0 conn
	5 Card reader
	6 Touch Screen
PCIE	7 Camera
	8 NC
	9 NC
	10 Bluetooth
	5-8 X4 DGPU
	9 WLAN
	10 NC
	11 SATA HDD
	12 NC
	13-16 X4 PCIE/SATA SSD





BOM Structure	BTO Item
@	Un-stuff
14@	For 14" part
15@	For 15" part
YOGA@	For YOGA530 part
530@	For 530S part
CD@	For C coast down
EMC@	For EMC part
EMC_15@	For EMC 15" part
EMC_NS@	For EMC un-stuff part
EMC_PX@	For EMC PX part
EMC_PXNS@	For EMC PX nu-stuff part
ME@	For ME part
OPT@	For NV GPU part
OPTN16@	For NV N16S-GTR GPU part
OPTN17@	For NV N17S-G1 GPU part
TS@	For touch screen part
TP@	For Touch Pad Part
UMA@	For UMA part








SPI0_MOSI: Reserved (Rising edge of RSMRST#)
SPI0_IO2: Reserved (Rising edge of RSMRST#)
SPI0_IO3: Reserved (Rising edge of RSMRST#)
External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.6V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.




TLS Confidentiality (Rising edge of RSMRST#)
This signal has a weak internal pull-down.
0 = Disable Intel ME Crypto Transport Layer Security(TLS) cipher suite (no confidentiality). (Default)
1 = Enable Intel ME Crypto Transport Layer Security(TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.
Notes:
1. The internal pull-down is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.




eSPI or LPC (Rising edge of RSMRST#)
This signal has a weak internal pull-down.
0 = LPC is selected for EC. (Default)
1 = eSPI is selected for EC.
Notes:
1. The internal pull-down is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.







Intel DCI-OOB (Rising edge of RSMRST#)
This signal has an internal pull-down.
0 = Disable Intel DCI-OOB (Default)
1 = Enable Intel DCI-OOB
Notes:
1. The internal pull-down is disabled after RSMRST# de-asserts.
2. When used as PCHHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.
This signal is in the primary well.








@OPT&GC6 Only for NV GPU SKU



For EMI

For EMI

For EMI




HDA SDO. This signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security(override). This strap should only be asserted high during external pull-up in manufacturing/debug environments ONLY.

Pin Name	Strap Description	Configuration	Default Value	When Sampled
SPKR / SPP_B14	Top Swap Override	Internal PD 0 = Disable "Top Swap" mode. (Default) ★ 1 = Enable "Top Swap" mode.	0	Rising edge of PCH_PWROK
GSPiO_MOSI /GPP_B18	No Reboot	Internal PD 0 = Disable "No Reboot" mode. (Default) ★ 1 = Enable "No Reboot" mode.	0	Rising edge of PCH_PWROK
SSPiO_MOSIBoot BIOS /GPP_B22	Strap Bit BBS	Internal PD 0 = SPI (Default) ★ 1 = LPC	0	Rising edge of PCH_PWROK

GPP_B18_NO_REBOOT
0 = Disable "No Reboot" mode. (Default)
1 = Enable "No Reboot" mode (PCH will disable the TCO timer system reboot feature). This function is useful when running ITP/XIP.

Note:


CNVI_RGI_DT pin gets the pull-down resistor (1K ohm) from the internal CRF module when CNVi is enabled. There must not be any pull-down resistor connected on the board.




M.2 CNV Mode Select (Rising edge of RSMRSTH)
An external pull-up or pull-down is required.
0 = Integrated CNVi enable.
1 = Integrated CNVi disable.


Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	MCP (LPSS,ISH,AUDIO,SDI) ICFP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number			Rev	
	FS441/FS540			0.1	
Date:	Friday, October 28, 2015		Sheet	8 of 61	

20 PCIE_CRX_GTX_N5_8]
20 PCIE_CRX_GTX_P5_8]
20 PCIE_CTX_C_GRX_N5_8]
20 PCIE_CTX_C_GRX_P5_8]




2016/05/03: Implement as Power Button function for Windows RedStone support








- **CFG[0]:** Stall reset sequence after PCU PLL lock until de-asserted:
 - 1 = (Default) Normal Operation; No stall.
 - 0 = Stall.
- **CFG[1]:** Reserved configuration lane.
- **CFG[2]:** PCI Express* Static x16 Lane Numbering Reversal.
 - 1 = Normal operation
 - 0 = Lane numbers reversed.
- **CFG[3]:** Reserved configuration lane.
- **CFG[4]:** eDP enable:
 - 1 = Disabled.
 - 0 = Enabled.
- **CFG[6:5]:** PCI Express* Bifurcation
 - 00 = 1 x8, 2 x4 PCI Express*
 - 01 = reserved
 - 10 = 2 x8 PCI Express*
 - 11 = 1 x16 PCI Express*
- **CFG[7]:** PEG Training:
 - 1 = (default) PEG Train immediately following RESET# de assertion.
 - 0 = PEG Wait for BIOS for training.
- **CFG[19:8]:** Reserved configuration lanes.

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	MCP (SYSTEM PWR MANA [REDACTED])	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size Custom	Document	Number	FS441/FS540		Rev 0.1
Date:	Friday, October 26, 2018	Sheet	11	of	61




Rename to +CPU_CORE for QS CPU






* Pins marked RSVD must be left as NC

VDDQ		4x 1uF 0402/0201	Place as close to the package as possible.
		3x 10uF 0402	
	1x 22uF 0603 6x 10uF 0402		
VDDIO	4x 1uF 0201		Place underneath the package
		4x 1uF 0402/0201	Place as close to the package as possible
		6x 10uF 0402	
	4x 0402		Placeholder Only
VCCPLL DC	1x 1uF 0402		Do not merge VCCPLL, VCCPLL_OG and VCCGT to any noisy and high current power rail and do not route them close adjacent to and reference to, any noisy and high current rail on top and bottom layers - as this may impact to PLL failing to phase lock.
VCCPLL	1x 0.1uF 0201		Place as close as possible to BGA.
		1x 1uF 0402	Place as close as possible to BGA and can be placed on a either Primary or backside cap.
		1x 0805	Placeholder Only. Can be placed on as either Primary or back side cap.
VCCGT	1x 1uF 0402		
VCCSTG	1x 1uF 0402		
VCCOPTO		6x 1uF 0201	Place under BGA.
		2x 22uF 0603	VCCOPTO and VCCOPTC rails are merged on board. VT to be placed as close as possible to 3GA and a wide plane routing to meet DC_R <= 7mOhm.
VCCOPTC		4x 10uF 0402	VCCOPTO and VCCOPTC is required for CFL-U43e SKUs only.
		2x 22uF 0603	

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	MCP (CPU PWR2)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DETERMINED EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	
				Customer	FS441/FS540	Rev
				Date:	Friday, October 26, 2016	Sheet 13 of 61

The diagram illustrates the power plane layout for the BGA1528, showing various power and ground connections, component values, and labels like "Close to BP20", "Close to CP29", etc. The schematic includes a central UCP1 chip with multiple pins connected to various power and ground planes. Key components and connections include:

- Power Connections:**
 - +1.8VALLW:** Connected to BP20, BP16, BP14, BP12, BP10, BP8, BP6, BP4, BP2, BP0, BP18, BP22, BP24, BP26, BP28, BP30, BP32, BP34, BP36, BP38, BP40, BP42, BP44, BP46, BP48, BP50, BP52, BP54, BP56, BP58, BP60, BP62, BP64, BP66, BP68, BP70, BP72, BP74, BP76, BP78, BP80, BP82, BP84, BP86, BP88, BP90, BP92, BP94, BP96, BP98, BP100, BP102, BP104, BP106, BP108, BP110, BP112, BP114, BP116, BP118, BP120, BP122, BP124, BP126, BP128, BP130, BP132, BP134, BP136, BP138, BP140, BP142, BP144, BP146, BP148, BP150, BP152, BP154, BP156, BP158, BP160, BP162, BP164, BP166, BP168, BP170, BP172, BP174, BP176, BP178, BP180, BP182, BP184, BP186, BP188, BP190, BP192, BP194, BP196, BP198, BP200, BP202, BP204, BP206, BP208, BP210, BP212, BP214, BP216, BP218, BP220, BP222, BP224, BP226, BP228, BP230, BP232, BP234, BP236, BP238, BP240, BP242, BP244, BP246, BP248, BP250, BP252, BP254, BP256, BP258, BP260, BP262, BP264, BP266, BP268, BP270, BP272, BP274, BP276, BP278, BP280, BP282, BP284, BP286, BP288, BP290, BP292, BP294, BP296, BP298, BP300, BP302, BP304, BP306, BP308, BP310, BP312, BP314, BP316, BP318, BP320, BP322, BP324, BP326, BP328, BP330, BP332, BP334, BP336, BP338, BP340, BP342, BP344, BP346, BP348, BP350, BP352, BP354, BP356, BP358, BP360, BP362, BP364, BP366, BP368, BP370, BP372, BP374, BP376, BP378, BP380, BP382, BP384, BP386, BP388, BP390, BP392, BP394, BP396, BP398, BP400, BP402, BP404, BP406, BP408, BP410, BP412, BP414, BP416, BP418, BP420, BP422, BP424, BP426, BP428, BP430, BP432, BP434, BP436, BP438, BP440, BP442, BP444, BP446, BP448, BP450, BP452, BP454, BP456, BP458, BP460, BP462, BP464, BP466, BP468, BP470, BP472, BP474, BP476, BP478, BP480, BP482, BP484, BP486, BP488, BP490, BP492, BP494, BP496, BP498, BP500, BP502, BP504, BP506, BP508, BP510, BP512, BP514, BP516, BP518, BP520, BP522, BP524, BP526, BP528, BP530, BP532, BP534, BP536, BP538, BP540, BP542, BP544, BP546, BP548, BP550, BP552, BP554, BP556, BP558, BP560, BP562, BP564, BP566, BP568, BP570, BP572, BP574, BP576, BP578, BP580, BP582, BP584, BP586, BP588, BP590, BP592, BP594, BP596, BP598, BP600, BP602, BP604, BP606, BP608, BP610, BP612, BP614, BP616, BP618, BP620, BP622, BP624, BP626, BP628, BP630, BP632, BP634, BP636, BP638, BP640, BP642, BP644, BP646, BP648, BP650, BP652, BP654, BP656, BP658, BP660, BP662, BP664, BP666, BP668, BP670, BP672, BP674, BP676, BP678, BP680, BP682, BP684, BP686, BP688, BP690, BP692, BP694, BP696, BP698, BP700, BP702, BP704, BP706, BP708, BP710, BP712, BP714, BP716, BP718, BP720, BP722, BP724, BP726, BP728, BP730, BP732, BP734, BP736, BP738, BP740, BP742, BP744, BP746, BP748, BP750, BP752, BP754, BP756, BP758, BP760, BP762, BP764, BP766, BP768, BP770, BP772, BP774, BP776, BP778, BP780, BP782, BP784, BP786, BP788, BP790, BP792, BP794, BP796, BP798, BP800, BP802, BP804, BP806, BP808, BP810, BP812, BP814, BP816, BP818, BP820, BP822, BP824, BP826, BP828, BP830, BP832, BP834, BP836, BP838, BP840, BP842, BP844, BP846, BP848, BP850, BP852, BP854, BP856, BP858, BP860, BP862, BP864, BP866, BP868, BP870, BP872, BP874, BP876, BP878, BP880, BP882, BP884, BP886, BP888, BP890, BP892, BP894, BP896, BP898, BP900, BP902, BP904, BP906, BP908, BP910, BP912, BP914, BP916, BP918, BP920, BP922, BP924, BP926, BP928, BP930, BP932, BP934, BP936, BP938, BP940, BP942, BP944, BP946, BP948, BP950, BP952, BP954, BP956, BP958, BP960, BP962, BP964, BP966, BP968, BP970, BP972, BP974, BP976, BP978, BP980, BP982, BP984, BP986, BP988, BP990, BP992, BP994, BP996, BP998, BP1000, BP1002, BP1004, BP1006, BP1008, BP1010, BP1012, BP1014, BP1016, BP1018, BP1020, BP1022, BP1024, BP1026, BP1028, BP1030, BP1032, BP1034, BP1036, BP1038, BP1040, BP1042, BP1044, BP1046, BP1048, BP1050, BP1052, BP1054, BP1056, BP1058, BP1060, BP1062, BP1064, BP1066, BP1068, BP1070, BP1072, BP1074, BP1076, BP1078, BP1080, BP1082, BP1084, BP1086, BP1088, BP1090, BP1092, BP1094, BP1096, BP1098, BP1100, BP1102, BP1104, BP1106, BP1108, BP1110, BP1112, BP1114, BP1116, BP1118, BP1120, BP1122, BP1124, BP1126, BP1128, BP1130, BP1132, BP1134, BP1136, BP1138, BP1140, BP1142, BP1144, BP1146, BP1148, BP1150, BP1152, BP1154, BP1156, BP1158, BP1160, BP1162, BP1164, BP1166, BP1168, BP1170, BP1172, BP1174, BP1176, BP1178, BP1180, BP1182, BP1184, BP1186, BP1188, BP1190, BP1192, BP1194, BP1196, BP1198, BP1200, BP1202, BP1204, BP1206, BP1208, BP1210, BP1212, BP1214, BP1216, BP1218, BP1220, BP1222, BP1224, BP1226, BP1228, BP1230, BP1232, BP1234, BP1236, BP1238, BP1240, BP1242, BP1244, BP1246, BP1248, BP1250, BP1252, BP1254, BP1256, BP1258, BP1260, BP1262, BP1264, BP1266, BP1268, BP1270, BP1272, BP1274, BP1276, BP1278, BP1280, BP1282, BP1284, BP1286, BP1288, BP1290, BP1292, BP1294, BP1296, BP1298, BP1300, BP1302, BP1304, BP1306, BP1308, BP1310, BP1312, BP1314, BP1316, BP1318, BP1320, BP1322, BP1324, BP1326, BP1328, BP1330, BP1332, BP1334, BP1336, BP1338, BP1340, BP1342, BP1344, BP1346, BP1348, BP1350, BP1352, BP1354, BP1356, BP1358, BP1360, BP1362, BP1364, BP1366, BP1368, BP1370, BP1372, BP1374, BP1376, BP1378, BP1380, BP1382, BP1384, BP1386, BP1388, BP1390, BP1392, BP1394, BP1396, BP1398, BP1400, BP1402, BP1404, BP1406, BP1408, BP1410, BP1412, BP1414, BP1416, BP1418, BP1420, BP1422, BP1424, BP1426, BP1428, BP1430, BP1432, BP1434, BP1436, BP1438, BP1440, BP1442, BP1444, BP1446, BP1448, BP1450, BP1452, BP1454, BP1456, BP1458, BP1460, BP1462, BP1464, BP1466, BP1468, BP1470, BP1472, BP1474, BP1476, BP1478, BP1480, BP1482, BP1484, BP1486, BP1488, BP1490, BP1492, BP1494, BP1496, BP

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	MCP (PCH PWR)		
<p>THIS SCHEME OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL INFORMATION THAT IS NOT TO BE DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN PERMISSION OF THE COMPETITIVE DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. THIS SHEET NO. THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				Size	Document Number	Rev 0.1
					FS411/FS540	
Date:				Friday, October 30, 2016	Sheet	14 of 61

UC1S		
BT35	VSS_145	VSS_217
D6	VSS_146	VSS_218
AL32	VSS_147	VSS_219
BT36	VSS_148	VSS_220
D8	VSS_149	VSS_221
AL7	VSS_150	VSS_222
D9	VSS_151	VSS_223
AM10	VSS_152	VSS_224
BU11	VSS_153	VSS_225
E23	VSS_154	VSS_226
AM28	VSS_155	VSS_227
E27	VSS_156	VSS_228
AM33	VSS_157	VSS_229
BU23	VSS_158	VSS_230
E29	VSS_159	VSS_231
AM35	VSS_160	VSS_232
BU24	VSS_161	VSS_233
E31	VSS_162	VSS_234
BU26	VSS_163	VSS_235
E33	VSS_164	VSS_236
AN25	VSS_165	VSS_237
BU7	VSS_166	VSS_238
E9	VSS_167	VSS_239
AN28	VSS_168	VSS_240
BU11	VSS_169	VSS_241
F12	VSS_170	VSS_242
AN29	VSS_171	VSS_243
F15	VSS_172	VSS_244
AN30	VSS_173	VSS_245
F18	VSS_174	VSS_246
AN31	VSS_175	VSS_247
BU3	VSS_176	VSS_248
AP3	VSS_177	VSS_249
F2	VSS_178	VSS_250
AN7	VSS_179	VSS_251
BU31	VSS_180	VSS_252
F21	VSS_181	VSS_253
AN8	VSS_182	VSS_254
BU33	VSS_183	VSS_255
F24	VSS_184	VSS_256
BU4	VSS_185	VSS_257
F3	VSS_186	VSS_258
BU11	VSS_187	VSS_259
F4	VSS_188	VSS_260
AP33	VSS_189	VSS_261
BU15	VSS_190	VSS_262
G21	VSS_191	VSS_263
AP36	VSS_192	VSS_264
G27	VSS_193	VSS_265
AP4	VSS_194	VSS_266
G33	VSS_195	VSS_267
AK28	VSS_196	VSS_268
G36	VSS_197	VSS_269
AT33	VSS_198	VSS_270
BU24	VSS_199	VSS_271
G9	VSS_200	VSS_272
AT35	VSS_201	VSS_273
H21	VSS_202	VSS_274
AT36	VSS_203	VSS_275
BU7	VSS_204	VSS_276
H27	VSS_205	VSS_277
AT4	VSS_206	VSS_278
BU11	VSS_207	VSS_279
BU10	VSS_208	VSS_280
BU15	VSS_209	VSS_281
H9	VSS_210	VSS_282
BU28	VSS_211	VSS_283
BY22	VSS_212	VSS_284
H12	VSS_213	VSS_285
AL29	VSS_214	VSS_286
J15	VSS_215	VSS_287
	VSS_216	VSS_288
	VSS_217	VSS_289

18 of 20
WHISKEYLAKE-U_BGA1528

UC1T		
N6	VSS_290	VSS_362
B37	VSS_291	VSS_363
C83	VSS_292	VSS_364
P10	VSS_293	VSS_365
B5	VSS_294	VSS_366
CR33	VSS_295	VSS_367
P3	VSS_296	VSS_368
B7	VSS_297	VSS_369
J24	VSS_298	VSS_370
C84	VSS_299	VSS_371
P33	VSS_300	VSS_372
B9	VSS_301	VSS_373
C87	VSS_302	VSS_374
P36	VSS_303	VSS_375
BA10	VSS_304	VSS_376
C11	VSS_305	VSS_377
P4	VSS_306	VSS_378
BA28	VSS_307	VSS_379
P7	VSS_308	VSS_380
BA3	VSS_309	VSS_381
C20	VSS_310	VSS_382
R27	VSS_311	VSS_383
AV4	VSS_312	VSS_384
B83	VSS_313	VSS_385
C25	VSS_314	VSS_386
R28	VSS_315	VSS_387
BB33	VSS_316	VSS_388
C28	VSS_317	VSS_389
K29	VSS_318	VSS_390
BB36	VSS_319	VSS_391
C31	VSS_320	VSS_392
K30	VSS_321	VSS_393
BA4	VSS_322	VSS_394
C67	VSS_323	VSS_395
R31	VSS_324	VSS_396
AW29	VSS_325	VSS_397
BC25	VSS_326	VSS_398
CD11	VSS_327	VSS_399
J27	VSS_328	VSS_400
CD12	VSS_329	VSS_401
T30	VSS_330	VSS_402
BC29	VSS_331	VSS_403
CD14	VSS_332	VSS_404
K3	VSS_333	VSS_405
CD25	VSS_334	VSS_406
T3	VSS_335	VSS_407
BC8	VSS_336	VSS_408
CE33	VSS_337	VSS_409
L26	VSS_338	VSS_410
B12	VSS_339	VSS_411
K4	VSS_340	VSS_412
CE35	VSS_341	VSS_413
U7	VSS_342	VSS_414
BO33	VSS_343	VSS_415
CE36	VSS_344	VSS_416
B18	VSS_345	VSS_417
CB11	VSS_346	VSS_418
L27	VSS_347	VSS_419
CE7	VSS_348	VSS_420
L33	VSS_349	VSS_421
B23	VSS_350	VSS_422
L36	VSS_351	VSS_423
CF11	VSS_352	VSS_424
V3	VSS_353	VSS_425
BE10	VSS_354	VSS_426
L38	VSS_355	VSS_427
V30	VSS_356	VSS_428
BE28	VSS_357	VSS_429
CF19	VSS_358	VSS_430
V33	VSS_359	VSS_431
BE29	VSS_360	VSS_432
L6	VSS_361	VSS_433

19 of 20
WHISKEYLAKE-U_BGA1528

UC1R		
CR34	VSS_1	VSS_73
BL7	VSS_2	VSS_74
BT5	VSS_3	VSS_75
BY5	VSS_4	VSS_76
CP35	VSS_5	VSS_77
CM37	VSS_6	VSS_78
CK37	VSS_7	VSS_79
AW1	VSS_8	VSS_80
CM1	VSS_9	VSS_81
BU6	VSS_10	VSS_82
AV4	VSS_11	VSS_83
E35	VSS_12	VSS_84
AA	VSS_13	VSS_85
AE24	VSS_14	VSS_86
AE26	VSS_15	VSS_87
AF25	VSS_16	VSS_88
AG24	VSS_17	VSS_89
AG26	VSS_18	VSS_90
AH24	VSS_19	VSS_91
V27	VSS_20	VSS_92
B2	VSS_21	VSS_93
B36	VSS_22	VSS_94
C36	VSS_23	VSS_95
CS7	VSS_24	VSS_96
CN1	VSS_25	VSS_97
CN2	VSS_26	VSS_98
CN37	VSS_27	VSS_99
CP2	VSS_28	VSS_100
D1	VSS_29	VSS_101
A32	VSS_30	VSS_102
F33	VSS_31	VSS_103
A3	VSS_32	VSS_104
BU7	VSS_33	VSS_105
CJ36	VSS_34	VSS_106
A36	VSS_35	VSS_107
BK10	VSS_36	VSS_108
C14	VSS_37	VSS_109
AB27	VSS_38	VSS_110
BK2	VSS_39	VSS_111
CK1	VSS_40	VSS_112
AB3	VSS_41	VSS_113
BK28	VSS_42	VSS_114
AB30	VSS_43	VSS_115
BK3	VSS_44	VSS_116
CK4	VSS_45	VSS_117
AB33	VSS_46	VSS_118
BK33	VSS_47	VSS_119
CK7	VSS_48	VSS_120
AB36	VSS_49	VSS_121
BK4	VSS_50	VSS_122
CL2	VSS_51	VSS_123
AB4	VSS_52	VSS_124
BK7	VSS_53	VSS_125
CM13	VSS_54	VSS_126
AB7	VSS_55	VSS_127
BL25	VSS_56	VSS_128
CM17	VSS_57	VSS_129
AC10	VSS_58	VSS_130
BL28	VSS_59	VSS_131
CM21	VSS_60	VSS_132
AC27	VSS_61	VSS_133
BL29	VSS_62	VSS_134
CM25	VSS_63	VSS_135
AC30	VSS_64	VSS_136
BL30	VSS_65	VSS_137
CM29	VSS_66	VSS_138
BL31	VSS_67	VSS_139
CM31	VSS_68	VSS_140
AD33	VSS_69	VSS_141
BL32	VSS_70	VSS_142
CM33	VSS_71	VSS_143
AD35	VSS_72	VSS_144

17 of 20
WHISKEYLAKE-U_BGA1528

Place test points close to CPU

TABLE : CPU ITP DEBUG REPORT

	No use	Individual Port	DCI 2.0 w/o connector
R591	NO ASM	NO ASM	ASM
R593	NO ASM	NO ASM	ASM
R594	NO ASM	NO ASM	ASM
R595	NO ASM	NO ASM	ASM
R596	NO ASM	NO ASM	ASM
R657	NO ASM	NO ASM	ASM
R658	NO ASM	NO ASM	ASM
R102	NO ASM	ASM	NO ASM
R597	NO ASM	ASM	NO ASM
R9907	NO ASM	ASM	ASM
JXDP1	NO ASM	ASM	NO ASM
C70	NO ASM	ASM	NO ASM
R96	NO ASM	ASM	NO ASM
R10	NO ASM	ASM	NO ASM
R9909	NO ASM	ASM	ASM
R9910	NO ASM	ASM	ASM
R9916	NO ASM	ASM	ASM
R99	NO ASM	ASM	ASM
R9912	NO ASM	ASM	ASM
R9934	NO ASM	ASM	ASM
R9930	NO ASM	ASM	ASM
R9931	NO ASM	ASM	ASM
R9932	NO ASM	ASM	ASM
R9933	NO ASM	ASM	ASM

↑
LOGIC

TABLE : PCH ITP DEBUG REPORT


	No use	Individual Port	DCI 2.0 w/o connector
R93	NO ASM	ASM	NO ASM
JXDP1	NO ASM	ASM	NO ASM
R9917	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9908	NO ASM	ASM	NO ASM
R9911	NO ASM	ASM	NO ASM
R9913	NO ASM	ASM	NO ASM
R9915	NO ASM	ASM	NO ASM

↑
LOG


TABLE : Functional Strap

GPP_B18/GSPI0_MOSI (No Reboot)		R563
HIGH	Enable "No Reboot" Mode	ASM
LOW	Disable "No Reboot" Mode (Default)	NO ASM


← LOGIC




Apply X76 BOM to control DDP Memory Down stuff components!




DDR4 SO-DIMM




Need to confirm SPD address setting



SPD Address = 010



For EMC | Near JDDR1

Security Classification				LC Future Center Secret Data		Title	
Issued Date		2015/08/20		Deciphered Date		2016/08/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS INFORMATION SHALL BE TRANSMITTED TO THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						DDR4 SO-DIMM	
				Docu. Number FS411/FS540		Rev 0.1	
				Date Friday, October 28, 2016		Sheet 18 of 61	

N16x GPIO


GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	GPU Core VDD PWM control signal
GPIO1	OUT	N/A	FB Enable for GC6 2.0
GPIO2	OUT	N/A	
GPIO3	OUT	N/A	
GPIO4	OUT	N/A	
GPIO5	OUT	N/A	GPU power sequencing--3V3_MAIN_EN
GPIO6	IN	-	GPU wake signal for GC6 2.0
GPIO7	OUT	N/A	
GPIO8	I/O	-	System side PCIe reset Monitor
GPIO9	I/O	N/A	2.2K Pull-up
GPIO10	OUT		FBVREF_ALTV for GDDR5
GPIO11	OUT	-	
GPIO12	IN		AC Power Detect Input (10K pull High)
GPIO13	OUT	-	Phase Shedding
GPIO14	IN	N/A	
GPIO15	IN	N/A	
GPIO16		N/A	
GPIO17	IN	N/A	
GPIO18	IN	N/A	
GPIO19	IN	N/A	
GPIO20		N/A	
GPIO21	OUT		GPU PCIe self-reset control
OVERT	OUT		Active Low Thermal Catastrophic Over Temperature


Performance Mode P0 TDP and EDP-Continuous current (GDDR5)





Products	GPU	Mem	Min Core Clk	NVVDD			FBVDD (1.35V)		FBVDDQ (GPU+Mem) (1.35V)		(1.05V) (6)		Other (3.3V)	
	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)
N16S-GMR	16	1.6	849	TBD	19	TBD	2	TBD	4.2	TBD	800	TBD	60	TBD
N16S-GTR	18	1.7	967		26.5		2		4.2		800		60	

N16x Multi-level Straps

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_S1	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_S0	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VGS	Reserved(keep pull-up and pull-down footprint and stuff 50Kohm pull-up)			
STRAP1	+3VGS				
STRAP2	+3VGS	Reserved(keep pull-up and pull-down footprint and not stuff by default)			
STRAP3	+3VGS				
STRAP4	+3VGS				





27.28 FBA_D0[0..63] 
27.28 FBA_CMD[31..0] 
27.28 FBA_EDC[7..0] 
27.28 FBA_DB[7..0] 





FB_PLL/Q Decoupling

MLCC	N16	N17	location
0.1uF	2	4	Under
22uF	1	1	Near




NVDD/Q Decoupling			
MLCC	N16	N17	location
4.7uF	10	12	Under
1.0uF	4	5	Near
47uF	1	0	
10uF	0	11	
22uF	1	4	
4.7uF	5	4	Near
330uF	1	2	



FBVDD/Q Decoupling			
MLCC	N16	N17	location
0.1uF	2	0	Under
1.0uF	2	8	
4.7uF	2	0	
10uF	0	2	
10uF	1	1	Near
22uF	1	3	

CALIBRATION PIN	GDDR5
FB_CAL_x_PD_VDDQ	40.2Ohm
FB_CAL_x_PU_GND	40.2Ohm
FB_CAL_xTERM_GND	60.4Ohm




N16 3V3_MAIN(N17 VDD_18) Decoupling

MLCC	N16	N17	location
0.1uF	2	2	Under
1.0uF	1	1	Near
4.7uF	1	1	





N16 3V3_AON(N17 1V8_AON) Decoupling


MLCC	N16	N17	location
0.1uF	1	2	Under
1.0uF	1	1	Near
4.7uF	1	1	

PXE_VDD & 1V8_AON




+1.8VG_AON TO +1.8VGS






MLCC	N16	N17	location
1.0uF	1	NA	Under
1uF	1	NA	Near
4.7uF	1	NA	



MLCC	N16	N17	location
4.7uF	2	NA	Near











MLCC	N16	N17	location
0.1uF	1	1	Under
22uF	1	0	Near


MLCC	N16	N17	location
0.1uF	2	2	Under
10uF	1	0	Near
47uF	1	0	




MLCC	N16	N17	location
0.1uF	NA	1	Under
4.7uF	NA	1	Near
22uF	NA	1	





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	GPU_GPIO/JTAG	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THAT IS NOT TO BE TRANSFERRED TO ANY OTHER COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>					
Size	Document Number			Rev	
	FS441 / FS540			0.1	
Date:	Friday, October 26, 2015			Sheet 2 of 61	




MF=0 No Mirror





Security Classification			LC Future Center Secret Data			Title	
Issued Date		2015/08/20		Deciphered Date		2016/08/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. IT SHALL NOT BE TRANSFERRED FROM THE CUSTOMER TO ANY OTHER PARTY WITHOUT THE WRITTEN PERMISSION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						GPU_GDDR5_Rank0 [31-0] LFC	
Size		Document Number		PS441/PS540		Rev 0.1	
Date:		Friday, October 26, 2018		Page 27 of 61			


upper 32 bits

MF=0 No Mirror




BYTE4
BYTE5
BYTE6
BYTE7






GPU	FB Memory (GDDR5)	RAMCFG[4:0]	STRAP2	STRAP1	STRAP0
8Gb	Samsung 8Gb	K4G80325FB-HC28	0(0x0000)	L	L
	Micron 8Gb	MT51J256M32HF-70:A	1(0x0001)	L	H
	Hynix 8Gb	H5GC8H24MJR-R0C	2(0x0010)	L	H



STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0

- 1: SMB_ALT_ADDR ENABLE
0: SMB_ALT_ADDR DISABLE
- 1: DEVID_SEL REBRAND
0: DEVID_SEL ORIGINAL
- 1: PCIE_CFG LOW POWER
0: PCIE_CFG HIGH POWER
- 1: VGA_DEVICE ENABLE
0: VGA_DEVICE DISABLE

Vinafix.com



	ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]
N17S-G1	H	H	M	0000
N16S-GTR				




1:ENABLE 0:DISABLE
SOR0/1/2/3 DISABLE

DEVID_SEL	
0	(Default)
1	

PCIE_CFG	
0	(Default)
1	

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)



20Pin CONN

5

4

3

2

1

D

D

C

C

B


B

A

A






Vinafix.com

Title		
<Title>		
Size	Document Number	Rev
A	FS441/FS540	0.1
Date:	Friday, October 26, 2018	Sheet 31 of 61



TABLE

Pin No	TCG PTP Spec (v38)	Infineon SLB9670VQ2.0 FW 7.61	ST Micro ST33HTPH2E32AHB4	Nuvoton NPCT750LABYX	NATIONZ Z32H330TC
1	VDD	NC/VDD	NC	VSB	VDD
2	GND	GND	GND	NC	GND
3	GPIO	NC	NC	NC	NC
4	GPIO	NC	NC	PP/GPIO6	NC
5	NC	NC	NC	NC	NC
6	VNC/GPIO	GPIO	GPIO	GPIO3	NC
7	GPIO/VDD	PP	PP	NC	PP
8	VDD	VDD	PP	VHIO	VDD
9	GND	GND	NC	NC	GND
10	VNC	NC	NC	NC	NC
11	NC	NC	NC	NC	NC
12	NC	NC	NC	NC	NC
13	VNC/GPIO	NC	NC	GPIO4	VDD
14	VDD	NC/VDD	NC	NC	NC
15	NC	NC	NC	NC	NC
16	GND	NC/GND	NC	GND	GND
17	SPI_RST#	RST#	SPI_RST#	PLTRST#	SPI_RST#
18	SPI_PIRQ#	PIRQ#	SPI_PIRQ#	PIRQ#/GPIO2	SPI_PIRQ#
19	SPI_CLK	SCLK	SPI_CLK	SCLK	SPI_CLK
20	SPI_CS#	CS#	SPI_CS#	SCS#/GPIO5	SPI_CS#
21	MOSI	MOSI	MOSI	MOSI/GPIO7	MOSI
22	VDD	VDD	VPS	VHIO	VDD
23	GND	NC	NC	GND	GND
24	MISO	MISO	MISO	MISO	MISO
25	NC	NC	NC	NC	NC
26	NC	NC	NC	NC	NC
27	NC	NC	NC	NC	NC
28	NC	NC	NC	NC	NC
29	VNC/GPIO	NC	NC	SDA/GPIO0	NC
30	VNC/GPIO	NC	NC	SCL/GPIO1	NC
31	VNC	NC	NC	NC	NC
32	GND	GND	NC	NC	GND

[illegible]

USB20_P6_CONN

USB20_N6_CONN

+5VS_TS

D2

2

1

Z525-01F R/G, DFN1000P2E2

EMC NS#

2

1

D15


D15+VIF, DFN1000P2E2


EMC NS#


2

1



For FSD














Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	eDP/CAMERA.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size Custom	Document Number			FS441/FS540		Rev 0.1
Date:	Friday, October 26, 2016		Sheet	33	of	61



Need to change about 4700hm 5%-575412 Page15 Rev0.8




F1 use 1.1A




For EMC

1.1.8VGS_PWR_EN_R pull high RV18----P26
2.ON/OFFBTN# add diode D25-----P36
3.del

Vinafix.com


Security Classification		LC Future Center Secret Data		Title Blank			
Issued Date	2015/08/20	Deciphered Date	2016/08/20				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number FS441/FS540	Rev 0.1	
				Date:	Friday, October 26, 2018	Sheet	35 of 61



ON/OFF switch



Vinafix.com





LID switch






SMSC thermal sensor placed near DIMM



REMOTE+/-_R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"




HW thermal sensor




over temperature threshold:
RSET=3*RTMH
92+/-30C
Hysteresis temperature threshold.
RHYST=(RSET*RTML)/(3*RTML-RSET)
56+/-30C




Mini-Express Card(WLAN/WiMAX)







Security Classification		LC Future Center Secret Data		Title			
Issued Date	2016/12/14	Deciphered Date	2017/12/13	NGFF WLAN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT SHALL NOT BE TRANSFERRED TO THE COMPETITIVE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
				Size Document Number		Rev	
				PS441/PS540		0.1	
Date:				Friday, October 26, 2018		9 of 61	





RIGHT SIDE USB3.0 PORT x1




Low Active 2A



C4102 close to USB Conn




For USB Debug Function



USBDEBUG	Kernel debug
Set input	Set input
Set output Low	ENABLE

UART_P80_EN	POST 80
Set input	DISABLE
Set output Low	ENABLE


OE#	S	FUNCTION
H	X	DISABLE
L	L	DI(+/-) to 3D(+/-)
L	H	DI(+/-) to 2D(+/-)



07/06 add USB debug function Amy




Vinafix.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		Blank	
2015/08/20		2016/08/20			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPTON DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					
Date: Friday, October 26, 2016				Sheet 45 of 61	



Rev
0.1

The diagram shows the internal wiring of the USB to RS-485 module. A USB connector is connected to a module labeled U4301. The module's IN pin (1) is connected to USB_VCCB (+5VALW). The module's OUT pin (1) is connected to USB_VCCB (+5VALW). The module's GND pin (2) is connected to USB_OC0B. The module's ENB pin (4) is connected to USB_OC0B. The module's OCB pin (3) is connected to USB_OC0B. The module's SY628B20AAC, SYOT23-5 is also shown.



Close to Connector

USB20_N4_R


USB20_P4_R

5


6





D48
AZC199-02S.R7G_S0T23-3
EMC®

FOR ESD






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	USB3 Port Right & USB2.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL INFORMATION. THIS SECRET INFORMATION MAY BE TRANSFERRED FROM THE CUSTOMER TO THE COMPETITIVE DIVISION OF R&D DEPARTMENT ONLY AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Docu	Document Number
				PS441/PS540	
Date:				Friday, October 26, 2018	Page 50 of 61






LED	Stute	LED Behavior
Power Button	System on	White_on(battery%21~100%) Amber_on(battery%04~20%)
	Standby LID closed	Amber_Blink_30(battery%21~100%) Amber_Blink_30(battery%04~20)
	System off	OFF
Charging	Battery only	OFF
	Charging	Amber_on(battery%14~90%) White_on(battery%92~100%)


Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Declassified Date	2016/08/20	KB/TP_CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DESIGN OR PLOD OFFICE TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER. ANY REUSE OR DISCLOSURE TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER, MAY BE PROSECUTED.					
Size	Document	No. FS441/FS540			Rev
Date	Friday, October 30, 2018	Sheet	6	of	81



Vinafix.com




Reserve for VCCSGT discharge



12.1.4 VccSTG Rail Discharge Requirements


As long as VccST and VccSTG are power gated separately, the following requirements are critical to prevent system failure on Whiskey Lake:



1. VccSTG should have a discharge circuit, either integrated into its load switch or externally on the motherboard. The recommended nominal $R_{\text{discharge}} \leq 300\Omega$ to GND. The discharge circuit should be activated when the VccSTG load switch is disabled.
2. If VccST/VccPLL has a discharge circuit, either integrated into its load switch or externally on the motherboard, then VccSTG nominal $R_{\text{discharge}} \leq V_{\text{ccST}}/V_{\text{ccPLL}}$.
3. The total capacitance on VccSTG \leq total capacitance on VccST/VccPLL.



08/29: Need double check enable signal and the resistance

Security Classification	LC Future Center Secret Data			Title
Issued Date	2015/08/20	Deciphered Date	2016/08/20	DC V TO VS INTERFACE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom Document Number FS441/FS540 Rev 0.1
Date:	Friday, October 26, 2018	Sheet	46	of 61









Hole

PCB Fedical Mark PAD


MD Shielding








RTC_VCC 20MIL
+3VL 20MIL
VCCRTC 20MIL



2S1P polymer battery
voltage level: +5.5V ~
8.8 V

Vinafix.com


Security Classification		LC Future Center Secret Data		Title	
Issued Date		2018/07/10	Deciphered Date	2018/07/10	PWR-BATTERY CONN/OTF
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		Size		Document Number	
		Custom		140S-WHL	Rev 0.3
		Date:		Friday, October 26, 2018	Sheet 52 of 61




EC_ON pull high reserve at EC,
no need USM enable=1.57V USM

ME require, so PC5500/PC5501 reverve
for EE noise debug-sky 0814


3VALW:
TDC=6A
OCP=8A
OVP=120%
Fsw=500KHz
5VALW:
TDC=8A
OCP=10A
OVP=120%
Fsw=500KHz





PWM-VID Specification			
	N17 Config	N16 Config	B
Vmin(V)	0.3	0.6	
Vmax(V)	1.3	1.2	
Vboot(V)	0.8	0.9	
Vstep(mV)	6.25	6.25	
N(level)	160	96	
Fpwm(KHz)	675	1.125	
Tdmin(nS)	9.26	9.26	
T(uS)	<100	<100	

RT8816 PSI	UP1666 PSI	Phase Configuration
1.6V~5.5V	1.6~5.5V	2Phase CCM
1.08~1.35V	1~1.4V	2Phase DEM
0.7~0.88V	0.4V~0.8V	1Phase CCM
0~0.4V	0~0.2V	1Phase DEM




PR816,PR812,PR815,PR813,PR818,PC826 BOM structure control for N16 or N17


Component	Value	N17	N16
R1(KΩ)	PR816	6.19	20
R2(KΩ)	PR812	20.5	20
R3(KΩ)	PR815	4.32	2
R4(KΩ)	PR813	16.5	18
R5(KΩ)	PR818	0.309	0
C(nF)	PC826	4.7	2.7

UPI_OPT@ : for UP1666
RT_OPT@ : for RT8816A

Vboot=0.8V
Ripple=± 20mV
TDC=28.5A Iccmax=55A OCP>75A
TDC=30A Iccmax=60.1A OCP>80A
Vref=2V
FUVF:Vfb=0.2V
SUVP:Vcomp=3V
OVP:Vfb=2V
Fsw=320KHz




Vboot=0V Loadline=3.1mΩ
 Ripple=+30mV/-10mV(0A-0.5A)
 Ripple=± 10mV(0.5A-TDC)
 Ripple=± 15mV(TDC-Iccmax)
 TDC=18A Iccmax=31A OCP=37A
 OVP=VID+370mV-VID+430mV
 Max Overshoot:70mv/10us
 UVP=VID-370mV-VID-225mV
 Fsw=550Khz




U22 :21A
 U42: 48A


Vboot=0V Loadline=1.8mΩ
 Ripple=+30mV/-10mV(0A-0.5A)
 Ripple=± 10mV(0.5A-TDC)
 Ripple=± 15mV(TDC-Iccmax)
 TDC=21A/48A Iccmax=32A/70A
 OCP=37A / 74A
 Max Overshoot:70mv/10us
 OVP=VID+370mV-VID+430mV
 UVP=VID-370mV-VID-225mV
 Fsw=550Khz



ME require, so PC5500/PC5501 reverve
 for EE noise debug-sky 0814






Vboot=0V Loadline=10.3Ω
 Ripple=+30mV/-10mV(0A-0.5A)
 Ripple=± 10mV(0.5A-TDC)
 Ripple=± 15mV(TDC-Iccmax)
 TDC=4A Iccmax=4.5A OCP=7A
 Max Overshoot:70mv/10us
 OVP=VID+370mV-VID+430mV
 UVP=VID-370mV-VID-225mV
 Fsw=550Khz







```
Vender modify_20180705
PC6003 @ and stuff 6 pcs 22U/0603

sky modify_20180709
change 10U/0402 to 10U/0603, 1U/0201 to 1U/0402

sky modify_20180925
layout change PC6024/PC6025 to PC6036/PC6046
```



Security Classification	LC Future Center Secret Data		Title	PWR-CPU Decoupling Cap	
Issued Date	2018/07/10	Deciphered Date	2018/07/10		
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER.</p>			Size Custom	Document Number	Rev 01
			140S-WHL		
			Date:	Friday, October 26, 2018	Sheet 01 of 01



Component	Value	N17	N16S-GTR
R1(K Ω)	PR816	6.19	20
R2(K Ω)	PR812	20.5	20
R3(K Ω)	PR815	4.32	2
R4(K Ω)	PR813	16.5	18
R5(K Ω)	PR818	0.309	0
C(nF)	PC826	4.7	2.7